This paper investigates QUIC fast path optimizations based on short header packet and STREAM frame generation mechanisms. This is a first step towards moving parts of QUIC user space implementations to a fast path infrastructure Details in this paper will serve as guidelines for SmartNIC OEMs who are interested in supporting QUIC hardware acceleration…