Location

Karachi / Lahore, Pakistan

Senior Verification Engineer

Full Time

JOB DESCRIPTION

We challenge all of our employees to play an integral role in our ongoing success, and in return, we are committed to offering rewarding opportunities, progressive culture, and an attractive total benefits package. If you are interested in joining us in our exciting journey, please feel free to apply.

Eligibility

Education

  • Minimum Bachelor’s degree (preferably Masters) in Electrical/Electronics/ Computer Science or Equivalent.

Experience

• 5+ years of experience of working on System Verilog test benches.
• 2+ years of experience of working on UVM methodology.
• Experience with Python, Perl and Bash scripting.
• Experience with version control system (GIT or SVN ).
• Experience with System Verilog assertions and formal verification would be a plus.

Special Skills

• Good working knowledge of digital design and RTL.
• Strong academic background.
• Strong communication skills.
• Should be an excellent team player.

Apply Now

Upload Limit 2MB doc|PDF|docx